Abstract-The importance of re-usable Intellectual Properties (IPs) cores is increasing due to the growing complexity of today's system-on-chip and the need for rapid prototyping. In this paper, we provide a design for verification approach of a PCI-X bus model, which is the fastest and latest extension of PCI technologies. We use two different modeling levels, namely UML and AsmL. We integrate the verification within the design phases where we use model checking and model based testing, respectively at the AsmL and SystemC levels. This case study presents an illustration of the integration of formal methods and simulations for the purpose of providing better verification results of SystemC IPs.
I. MOTIVATION AND PROPOSED METHODOLOGY
With the advent of high technology applications, an increasingly evident need has been that of incorporating the traditional microprocessor, memories and peripherals on a single silicon. This is what has marked the beginning of the Systemon-Chip (SoC) era. An SoC can be viewed as a collection of various Intellectual Property (IP) cores, with interconnecting buses running among them. There is a dire need for standard buses to connect IPs obtained from different vendors. One such and latest bus standards is PCI-X [8] , which is a high performance bus for interconnecting chips, expansion boards, and processor/memory subsystems. It has the performance to feed the most bandwidth-hungry applications and helps to alleviate the I/O bottleneck problem while at the same time maintaining complete hardware and software backward compatibility to previous generations of PCI [8] .
In this paper, we present a design for verification effort done for the PCI-X bus. We start with an informal specification of PCI-X and model it with the Unified Modeling Language (UML) in order to have a clear view of the design modules and their interactions. Then, we construct an Abstract Machine Language (AsmL) [3] model from the UML representation.
We define a set of properties of the PCI-X in the Property Specification Language (PSL) [1] that we verify using model checking. Finally, we translate the AsmL model to SystemC [5] . Unfortunately, not all bus properties can be verified using model checking, that is why we use model based testing (MBT) [6] to perform a guided simulation of the IP.
Related work to ours in the context of PCI technologies design and verification environment concerns, in particular, the work of Shimizu et al. [7] who presented a specification of the PCI bus as a Verilog monitor. Any modification or refinement of the model provided [7] is complex due to the low level of specification of the bus. Furthermore, the PCI-X standard includes very complex transaction rules in comparison to PCI which cannot be handled only using model checking.
II. PCI-X BUS
PCI-X provides backward compatibility by allowing devices to operate at conventional PCI frequencies and modes. The bus structure includes an arbiter that performs the bus access arbitration among multiple initiators and targets (see Figure  1 ). Unlike the conventional PCI bus, the arbiter in PCI-X systems monitors the bus in order to ensure good functioning of the bus. PCI-X supports two modes of operations: Mode 1 and Mode 2. In Mode 1 operation, data transfers always use common clock. Mode 2 operation of PCI-X also supports 16 bit bus interface which facilitates low cost interface. 
III. DESIGN PHASES
UML Level: From the specification of PCI-X, we identify the core components of the bus viz, initiators, targets, arbiters, PCI-X bus, which will be represented as classes, where specific instances of the components are called as objects. In addition to these four components, we also added another component, the Simulation Manager (SimManager), in order to have a notion of updates. We modeled different modes and types of operations of PCI-X using sequence diagrams which enable us to model the bus in AsmL easily and efficiently.
AsmL Level: Class diagrams in UML help implementing the classes in AsmL. Each of the five core components of PCI-X has its own data members (signals) and methods (behavior) in addition to a constructor. We also use enumeration features (enum) of AsmL to model different modes of PCI-X, different types of transaction phases, the state of the system and the clock. In Figure 2 , we show how a target can signal its readiness using the TRDY# signal. SystemC Level: After the AsmL model of a PCI-X is verified against the properties, we translate it to SystemC using a sound syntactical transformation developed by Habibi et al. in [4] .
IV. VERIFICATION APPROACH
Model Checking: The AsmL model is validated using a set of user-defined PSL properties. Any incorrect property detection halts the reachability algorithms and outputs a trace for counter-examples. Table I provides the results of model checking of PCI-X model with 5 initiators and 5 targets 1 . We show the CPU time, number of states and transitions for the PCI-X model with various properties that we defined. As can be seen from the table, all properties have been verified except Property 6 and Property 7 due to a state explosion problem. For instance, these properties are related to the successful completion of a data transfer which typically takes more cycles than other transactions. V. CONCLUSION
We presented a design for verification approach applied on the latest high speed PCI-X standard bus. Starting with a UML formal specification, we derived an AsmL model which we model checked against a set of PSL properties. We then translated the AsmL model to SystemC on which we investigated the potential of model based testing approach for SystemC designs. The traversal of the FSM was performed to generate test cases. The final PCI-X SystemC IP was thoroughly and formally verified, which makes it very suitable for use as external monitor to validate existent PCI-X compatible IPs. We believe that our approach shows how one can improve the verification of SystemC models by integrating formal methods and guided simulation in a single design flow.
